发明名称 Adaptive packet/circuit switched transportation method and system.
摘要 <p>Method and system for configuring a succession of complex frames to be used for exchanging synchronous circuit switched bits and asynchronous packet switched bits between nodes connected through medium links working at any bit rates in a teleprocessing network.</p><p>Each complex frame which contains an integer number of bits equal to Nc or Nc+1 chosen as close as possible to a predetermined number Na (256), is made of a succession of subframes and delimited by flags, in such a way that the period between two flags is equal to nT+e, T being the period of existing Time Division Multiplex Frames (125 microseconds) and n being an integer number higher or equal to 1 which depends upon the medium link bit rate and e being a period of time lower than a medium link bit period.</p><p>The subframes have a duration less or equal to T, each subframe i contain an integer number Nsi of bits, said integer number being allocated to carry an integer number of circuit switched bit slots and the remaining bits being used to carry asynchronous packet switched bits.</p><p>The R bits remaining in the complex frame, with are used to carry f flag bits and r=R-f padding bits which are used to carry asynchronous packet switched bits. </p>
申请公布号 EP0214352(A1) 申请公布日期 1987.03.18
申请号 EP19850430027 申请日期 1985.08.13
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION;COMPAGNIE IBM FRANCE 发明人 CALVIGNAC, JEAN;SECONDO, PIERRE
分类号 H04J3/16;H04L12/64;(IPC1-7):H04L11/20 主分类号 H04J3/16
代理机构 代理人
主权项
地址