| 摘要 |
<p>RCA 79,338 A signal processing circuit is provided which comprises: a plurality of cascaded delaying means successively delaying input signals; a means for detecting magnitude transitions of the input signals; and selective coupling means between inputs of ones of the delaying means responsive to the detecting means. This circuitry enhances the transition times of input signals.</p> |
