发明名称 METHOD AND APPARATUS FOR SELF-TESTING OF FLOATING POINT ACCELERATOR PROCESSORS
摘要 <p>83-318 A mechanism for continually testing a floating point accelerator processor (FPAP) element or other processor element in a suitable multiprocessor system. At least two processors, such as an instruction execution processor (EU) and a FPAP, are connected to a common input bus to concurrently receive the same information (opcodes and operands). Both the EU and the FPAP decode the opcodes. When the FPAP decodes an opcode for an operation to be performed by the EU, the FPAP, instead of remaining idle while the EU operates, executes a diagnostic operation. The FPAP selects the particular diagnostic operation to perform in each instance from among a multiplicity of available diagnostic operations. The selection of a diagnostic operation is dependent on the instruction to be executed by the EU; in order to not slow down the overall execution rate of the system, a diagnostic operation is chosen whose execution time is matched to the execution time of the instruction being performed by the EU; that is, a diagnostic operation is selected such that the FPAP will finish the operation before the EU will finish executing its instruction. Operand data supplied to the EU on the input bus is used by the diagnostic operations, to add a degree of randomness to the test signals and permit detection of bits forced to a steady value of zero or one. For some diagnostic operations, one or more variables may be obtained from general purpose registers. The EU is not notified of the detection of an FPAP self-diagnostic error until the next operation which is to be performed by the FPAP, at which time such operation may be aborted or allowed to go to completion, depending on whether or not the source of the error will affect that operation. 83-318 23 Thus both the data paths and the control logic of the FPAP are checked during the execution of every nonfloating point instruction. System response is not slowed, only an insignificant marginal cost is added and the diagnostic system is completely transparent to the programmer.</p>
申请公布号 CA1218748(A) 申请公布日期 1987.03.03
申请号 CA19840467090 申请日期 1984.11.06
申请人 DIGITAL EQUIPMENT CORPORATION 发明人 FOSSUM, TRYGGVE;SHIVELY, MILTON L.
分类号 G06F7/00;G06F7/48;G06F7/76;G06F11/16;G06F11/22;G06F11/27;(IPC1-7):G06F11/22 主分类号 G06F7/00
代理机构 代理人
主权项
地址