发明名称 MANUFACTURE OF MATERIAL FOR SOLID STATE RELAY
摘要 <p>PURPOSE:To simply form a plurality of different elements on the same chip by separately forming a single crystal Si layer and a polycrystalline Si layer by epitaxial grown not considering the selection ratio on the same chip. CONSTITUTION:A masking 6 is formed on a dielectric separating substrate 5 except the prescribed separating island 1a. Then, an epitaxial growth in which a selection ratio is not considered is performed on the entire substrate 5. At this time, a single crystal Si layer 7 is not epitaxially grown on the portion exposed with the island 1a, and a polysilicon layer 8 is grown on the masking 6. Then, the layer 8 formed on the substrate 5 is removed by etching with selective etchants having different etching speeds on the single crystal Si and the polysilicon, and only the layer 7 remains on the substrate 5. Thus, the layer 7 is formed on the prescribed island 1a of the substrate 5, the masking 6 is removed as required to complete a solid state relay material. Thus, a plurality of different elements can be formed on the same chip.</p>
申请公布号 JPS6225449(A) 申请公布日期 1987.02.03
申请号 JP19850164420 申请日期 1985.07.25
申请人 MATSUSHITA ELECTRIC WORKS LTD 发明人 AKIYAMA SHIGEO
分类号 H01L29/808;C30B25/02;C30B29/06;C30B33/00;C30B33/10;H01L21/337;H01L21/76;H01L21/762;H01L21/8232;H01L27/06;H01L29/80;H01L31/12;H03K17/78 主分类号 H01L29/808
代理机构 代理人
主权项
地址
您可能感兴趣的专利