发明名称 Two-loop line deflection system
摘要 In a synchronized digital horizontal deflection system operating at 2xfH, a digital phase-lock-loop circuit generates first fH rate signal that is synchronized to the horizontal sync pulses, and a second fH rate second signal that is delayed from the first signal by one-half of the period H. A digital phase-control-loop circuit receives the first and second signals and generates a horizontal deflection control signal at 2xfH rate that controls the retrace interval timing in a deflection circuit output stage. The synchronization of every other retrace interval occur in accordance with information provided by the first signal.
申请公布号 US4636861(A) 申请公布日期 1987.01.13
申请号 US19850718300 申请日期 1985.04.01
申请人 RCA CORPORATION 发明人 WILLIS, DONALD H.
分类号 H04N3/16;H04N3/27;H04N5/06;H04N5/12;H04N7/01;(IPC1-7):H04N5/04 主分类号 H04N3/16
代理机构 代理人
主权项
地址