CMOS memory arrangement with reduced data line compacitance

摘要

A CMOS memory arrangement having each of a plurality of data lines connected to a plurality of bitlines, at least one of said datalines having a lesser number of bitlines in order to decrease capacitance in slower signal paths and thereby increase the operating speed of the memory. A multiple input sense amplifier is connected to the plurality of data lines.