DISPOSIZIONE CIRCUITALE PER ESEGUIRE ISTRUZIONI A LIVELLO BITSINGOLO E MASCHERARE AUTOMATICAMENTE I RIMANENTI BITDURANTE OPERAZIONI LOGICHE DI MICROPROCESSORI IN DETERMINATI INDIRIZZI.,申请号IT19820023271-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	DISPOSIZIONE CIRCUITALE PER ESEGUIRE ISTRUZIONI A LIVELLO BITSINGOLO E MASCHERARE AUTOMATICAMENTE I RIMANENTI BITDURANTE OPERAZIONI LOGICHE DI MICROPROCESSORI IN DETERMINATI INDIRIZZI.
摘要
申请公布号	IT1152581(B)	申请公布日期	1987.01.07
申请号	IT19820023271	申请日期	1982.09.14
申请人	BELLINI MARIO	发明人	MARIO BELLINI
分类号	G06F;(IPC1-7):G06F/	主分类号	G06F
代理机构		代理人
主权项
地址

您可能感兴趣的专利

LOW-IRON LOSS GRAIN-ORIENTED ELECTRIC STEEL SHEET

BI-CONTAINING SUPERCONDUCTOR AND ITS PRODUCTION

ITO SINTERED BODY AND SPUTTERING TARGET

PRODUCTION OF 3,3-BIS-(4-DIALKYLAMINO-2-ALKYLPHENYL)-4,7-DIAZAPHTHALIDE

SINTERED TITANIUM BORIDE, ITS PRODUCTION AND BAKING JIG

PIEZOELECTRIC CERAMIC

PRODUCTION OF OXIDE MAGNETIC MATERIAL

OPENING/CLOSING DEVICE OF LID

CONTAINER LID WITH INTEGRAL LEVER

CONTAINER FOR PAYING OUT BARLIKE MATTER

MULTIPLE COLOR RECORDING METHOD

CLEANING METHOD OF THERMAL HEAD

METAL OXIDE MATERIAL AND SUPERCONDUCTING DEVICE USING SAME

NEUTRALIZING METHOD FOR CRUDE ETHER STREAM

LOW-VISCOSITY COMPLEX POLYSACCHARIDE

ROUX COMPOSITION

PREPARATION OF SOYBEAN PROTEIN FOOD FREE FROM ALLERGEN