INTEGRATED LOGICAL CIRCUIT,申请号JP19860096581-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	INTEGRATED LOGICAL CIRCUIT
摘要
申请公布号	JPS61293021(A)	申请公布日期	1986.12.23
申请号	JP19860096581	申请日期	1986.04.25
申请人	TORAIKUINTO SEMICONDUCTOR INC	发明人	UIRIAMU EICHI DEEBUNPOOTO;GIYARII DEII MAKOOMATSUKU;JIYOOJI ESU RARUU
分类号	H03K19/0175;H03K19/003;H03K19/017;H03K19/0952	主分类号	H03K19/0175
代理机构		代理人
主权项
地址

您可能感兴趣的专利

TRANSMITTING APPARATUS AND MAPPING METHOD THEREOF

METHOD FOR REPORTING CHANNEL STATE REFLECTING INTERFERENCE CANCELLATION PERFORMANCE AND APPARATUS FOR SAME

MULTIMODE FIBER FOR MODULATABLE SOURCE

ADAPTIVE PRECONFIGURATION IN OPTICAL TRANSPORT NETWORK

Simultaneous Launching of Multiple Signal Channels in a Dielectric Waveguide Using Different Electromagnetic Modes

Attenuator and signal generator for stepwise attenuating a radio frequency signal

MODULAR COMPACT COMMUNICATION AND COMPUTING METHOD AND SYSTEM

ELECTRONIC DEVICE WITH ANTENNA DEVICE

PERFORMANCE OPTIMIZATION IN SOFT DECODING FOR TURBO PRODUCT CODES

TRANSMITTING APPARATUS AND INTERLEAVING METHOD THEREOF

METHOD FOR GENERATING FORWARD ERROR CORRECTION PACKET IN MULTIMEDIA SYSTEM AND METHOD AND APPARATUS FOR TRANSMITTING AND RECEIVING FORWARD ERROR CORRECTION PACKET

SYSTEM, APPARATUS, AND METHOD FOR DECOMPRESSING DATA

METHODS AND APPARATUS TO INCREASE AN INTEGRITY OF MISMATCH CORRECTIONS OF AN INTERLEAVED ANALOG TO DIGITAL CONVERTER

METHODS AND SYSTEMS FOR CASCADED PHASE-LOCKED LOOPS (PLLS)

PHASE LOCKED LOOP WITH LOCK DETECTOR

DRIVING CIRCUIT

ADAPTIVE DUO-GATE MOSFET

AREA-EFFICIENT METAL-PROGRAMMABLE PULSE LATCH DESIGN

VARIABLE FILTER CIRCUIT AND WIRELESS COMMUNICATION APPARATUS