发明名称 DATA PROCESSOR
摘要 PURPOSE:To make transfer processing efficient by constituting such that each processing element can set autonomically a data transfer line. CONSTITUTION:Among the outputs of a memory 201 capable of writing and reading simultaneously data in each processing element in order to store data, one is directly inputted to the arithmetic device 201 and the other is inputted to the arithmetic device 200 through a selector 203. Simultaneously they are outputed as a data signal 204 to to other processing elements adjacent to a lattice-like joint and other higher and lower order processing elements which are jointed in a tree structure. The selector 203 selects any one of data signals 204' from other processing elements and data of the memory 201 in self- processing elements. A selecting action is controlled by an instruction from an external control mechanism or a processing element transfer control mechanism 205. When the selection is executed by the transfer control mechanism 205, the transfer action is carried out from the lower order processing element to the higher order processing element.
申请公布号 JPS61278961(A) 申请公布日期 1986.12.09
申请号 JP19850120066 申请日期 1985.06.03
申请人 NIPPON TELEGR & TELEPH CORP <NTT> 发明人 NAKABAYASHI KIYOSHI;YUKISHIMO MITSUTERU;MUTO NOBUO
分类号 G06F15/16;G06F15/177;G06F15/80;G06T1/20 主分类号 G06F15/16
代理机构 代理人
主权项
地址