Power conserving CMOS reference voltage source

摘要

CMOS reference voltage generation circuit comprising p- and n-channel MOS transistors in series from Vcc to ground having their gates and drains interconnected. The circuit includes transmission gates for isolating the reference voltage node, and a device for enhancing the slew rate of said node.