发明名称 DETECTING SYSTEM OF ERROR GENERATING PART OF INFORMATION PROCESSING UNIT
摘要 PURPOSE:To detect an error generating position in a memory including the circuit for detection of error and correction by applying an error correction pattern to an error detection section and detection an error generating part in response to the output. CONSTITUTION:When an error detecting signal is generated on a line 26, a memory control section 3 is brought into the diagnostic mode, a data from an internal bus 1 is received and the same data is set to a high-order and a low-order of a write buffer register. Error correcting pattern generating circuits 13, 14 receiving a data from each position of the register 11 generate an error correction pattern and output it. The high-order and low-order of the error correction pattern are compared by a comparator circuit 15 and the result is fed to a diagnostic program. An output of the register 11 is set directly in parallel with the comparison or via the error correction pattern circuit 13, 14 to a read butter register 21, used for error detection and correction circuits 22, 23 and when an error is detected, an interruption is produced.
申请公布号 JPS60173647(A) 申请公布日期 1985.09.07
申请号 JP19840029020 申请日期 1984.02.17
申请人 FUJITSU KK 发明人 WAKABAYASHI MASAMI;KIMURA TAKAYUKI
分类号 G06F12/16;(IPC1-7):G06F12/16 主分类号 G06F12/16
代理机构 代理人
主权项
地址