发明名称 METHOD FOR DETECTING AN ERROR BIT IN A MULTI-BIT WORD
摘要 <p>A METHOD FOR DETECTING AN ERROR BIT IN A MULTI-BIT WORD A method and apparatus for storing data in which the data is checked for an error without requiring the data to include an error correction code. Included in the system is a logic circuit for dividing a data word by a polynomial during the time the data word is being written into the primary memory unit resulting in the generation of a remainder which is stored in an auxiliary memory unit. When reading the data word from the primary memory unit, the data word is again divided by the same polynomial and the remainder compared with the remainder stored in the auxiliary memory unit. If the remainders match, no error as introduced during the storing of the data in the main memory unit. If the remainders do not match, an error is indicated. This system allows a data word to be stored in a main or primary memory unit without requiring the word to include error correction bytes.</p>
申请公布号 CA1214882(A) 申请公布日期 1986.12.02
申请号 CA19830440813 申请日期 1983.11.09
申请人 NCR CORPORATION 发明人 COLLINS, DONALD A.;O'HANLAN, THOMAS B.
分类号 G06F11/10;(IPC1-7):G06F11/08 主分类号 G06F11/10
代理机构 代理人
主权项
地址