发明名称 BUS CONTROL METHOD
摘要 PURPOSE:To obtain a rational and efficient access procedure by omitting access to a bus to which no channel is connected. CONSTITUTION:Channels 4(0)-4(n) are connected to one CPU1 through an asynchronous bus 2, and channels 5(0)-5(n) are connected through a synchronous bus 3. Further, a means which informs the CPU1 that the channels 4(0)-4(n) and 5(0)-5(n) are not connected to buses 2 and 3 having a specific priority procedure is provided. When there is information on that, the CPU1 omits access to the buses.
申请公布号 JPS60178567(A) 申请公布日期 1985.09.12
申请号 JP19840033520 申请日期 1984.02.24
申请人 FUJITSU KK 发明人 KISHINO TAKUMI;HASHIMOTO SHIGERU
分类号 G06F13/36;G06F13/42 主分类号 G06F13/36
代理机构 代理人
主权项
地址
您可能感兴趣的专利