发明名称 DATA PROCESSOR
摘要 PURPOSE:To increase the memory capacity by storing data address signals after dividing them into high-order and low-order bits to hold the high-order bits by a register and to process the data on the number of low-order bits by an arithmetic circuit. CONSTITUTION:A data memory 31 stores data to be processed and a register 32 stores the address signals of the data to be read first out of the memory 31 after dividing them into high-order and low-order bits. Then the regiter 32 holds the high-order bits for a fixed period of time. An arithmetic circuit 33 can process the data on the number of bits corresponding to the low-order bits of the address signal and then produces the low-order bits of the address signal of the data to be read out next. These low-order bits are supplied to the memory 31, the the high-order bits are supplied from the register 32.
申请公布号 JPS61267873(A) 申请公布日期 1986.11.27
申请号 JP19850109446 申请日期 1985.05.23
申请人 FUJI XEROX CO LTD 发明人 SUGA GOJIRO
分类号 G06F12/00;G06F12/02;G06F12/06;G06F15/16;G06F15/177;G06T1/00;G06T1/20 主分类号 G06F12/00
代理机构 代理人
主权项
地址