发明名称 DEBUGGING DEVICE
摘要 PURPOSE:To display the operation of each CPU in an extremely easy-to-see way by reading out bus signals based on the trace data showing an executing CPU, and displaying those signals at a display part for each one of plural CPU. CONSTITUTION:When an executing command of a program is supplied to a control part 7 from an input part 1, the part 7 starts a target CPU 3 for execution of a program. Then the state of an address bus of the CPU 3 and the state of a CPU status signal 8 are stored successively into a RAM.I 7a and a RAM.II 7b respectively as soon as the execution of the program is started. Here the part 7 reads out the bus signals according to the trace data on the signal showing the executing CPU 3, and displays those bus signals for CPU.A 3a and CPU.B 3b respectively when the part 7 displays the trace result at a display part 2 with an indication of the part 1.
申请公布号 JPS61262943(A) 申请公布日期 1986.11.20
申请号 JP19850106407 申请日期 1985.05.17
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MATSUZAKI TOSHIMICHI
分类号 G06F11/28;G06F15/16;G06F15/177 主分类号 G06F11/28
代理机构 代理人
主权项
地址