发明名称 SEMICONDUCTOR MEMORY DEVICE
摘要 PURPOSE:To constitute easily a memory cell array with an error detecting correcting circuit by dividing and arranging a horizontal/vertical selector part and a decoder part into both sides of the memory cell array. CONSTITUTION:A horizontal selector HSEL to select respective memories of the row including the access memory, and a decoder HDEC for the horizon to control this are divided and arranged to one side of the array 10. And in the same way, a vertical selector VSEL and a vertical decoder VDEC are divided and arranged to other side of the array 10. By such an arrangement, as these are arranged to one side, it sill not occur that for the wiring, the horizontal side cross vertical side or the vertical side crosses the horizontal side, the layout comes to be easy and the design rule will not be severe. As this result, the memory cell array with the error detecting correcting circuit can be easily constituted.
申请公布号 JPS61261899(A) 申请公布日期 1986.11.19
申请号 JP19850103333 申请日期 1985.05.15
申请人 FUJITSU LTD 发明人 TAKEMAE YOSHIHIRO;NAKANO TOMIO
分类号 G11C29/00;G11C29/42 主分类号 G11C29/00
代理机构 代理人
主权项
地址