发明名称 |
DISPLAYING CONTROL DEVICE |
摘要 |
PURPOSE:To prevent the displaying error when the address signals of the first and second respective address buses connected through the buffer are dissident by adding the address signal comparing means. CONSTITUTION:A latch means 12 reads and latches displaying data IDa-IDn of a memory 8 through a data bus 13 based upon a reading command signal RD and outputs through a data bus 14. An address signal comparing means 4 compares address signals ADa-ADn of the first address bus 2 and address signals ADa'-ADn' of the second address bus 9. When both address signals are dissident, an output prohibiting signal IS to prohibit the output of displaying data IDa-IDn for the latch means 12 is outputted. Thus, the displaying error can be prevented.
|
申请公布号 |
JPS61259303(A) |
申请公布日期 |
1986.11.17 |
申请号 |
JP19850101785 |
申请日期 |
1985.05.13 |
申请人 |
OMRON TATEISI ELECTRONICS CO |
发明人 |
TAKAYAMA KAZUYOSHI |
分类号 |
G05B9/02;G08G1/07;G08G1/09;G09G1/00;G09G3/00;G09G5/00 |
主分类号 |
G05B9/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|