发明名称 BIAS CIRCUIT
摘要 PURPOSE:To obtain a bias circuit having excellent compensation function against power voltage fluctuation and temperature change and hardly oscillated by adding an oscillation preventing capacitor only between the base of the 2nd transistor (TR) and the base of the 1st TR. CONSTITUTION:A capacitor for preventing oscillation is inserted between the bases of the TRs Q2 and Q1, or between the collector and base of the TR Q1, or between nodes 1 and 2. The potential fluctuation generated by the node 1 id delivered through the positive feedback loop. Since the capacitor C is inserted between the nodes 1 and 2, since the phase is advanced further in the path from the node 2 to the node 1 in the potential fluctuation delivered along the positive feedback loop, the potential gain is decreased and the bias circuit is hardly oscillated. Since the oscillation is not causes as the phase lead is large in the path from the node 2 to the node 1, the capacitance between the nodes 1 and 2 is to be inserted effectively.
申请公布号 JPS61258528(A) 申请公布日期 1986.11.15
申请号 JP19850099982 申请日期 1985.05.10
申请人 MITSUBISHI ELECTRIC CORP 发明人 NAKASE YASUNOBU;ANAMI KENJI
分类号 H03K19/00;G05F1/56;G05F3/30;H03F1/30 主分类号 H03K19/00
代理机构 代理人
主权项
地址