发明名称 INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To decrease the area of a chip by providing a P MOS transistor (TR) and N MOS TR whose drains and sources are connected respectively together and a MOS TR controlling forcibly the output when the TRs are nonconductive so as to decrease the number of TRs. CONSTITUTION:The integrated circuit device consists of a complementary MOS inverter 1, the P MOS TR 2, the N MOS TRs 3, 4, a select terminal 8, an input terminal 9 and an output terminal 10. In giving an 'H' level to the select terminal 8, the P MOS TR 2 and the N MOS TR 3 are nonconductive, the N MOS TR 4 is conductive and the level of the output terminal 10 is fixed to an 'L' level. In giving the 'L' level to the select terminal 8, the P MOS TR 2 and the N MOS TR 3 are conductive, the N MOS TR 4 is nonconductive and a logic signal fed to the input terminal 9 is outputted at the output terminal 10.
申请公布号 JPS61256818(A) 申请公布日期 1986.11.14
申请号 JP19850098404 申请日期 1985.05.09
申请人 NEC CORP 发明人 TAKAYAMA JUN
分类号 H03K17/687 主分类号 H03K17/687
代理机构 代理人
主权项
地址