发明名称 INTEGRATED CIRCUIT
摘要 <p>PURPOSE:To enable to reduce the time taken for the pad number identification at the time of defective analysis or so forth by a method wherein a pad number identification pattern is set up in the vicinity of each pad. CONSTITUTION:In the integrated circuit, a chip (a) is constituted of a pad (b) for signal lead-out, a reference point display pattern (c) and a pad number identification pattern (d). Numeric characters are adopted as the pad number identification pattern. As the pad number identification pattern is set up in the vicinity of the pad, the pad can be instantaneously identified. By this way, the time taken for the pad number identification can be reduced.</p>
申请公布号 JPS61253848(A) 申请公布日期 1986.11.11
申请号 JP19850094916 申请日期 1985.05.02
申请人 NEC CORP 发明人 KAKIMOTO MASAO;KAWASHIMA HIROMI
分类号 H01L21/60;H01L23/485;H01L23/544 主分类号 H01L21/60
代理机构 代理人
主权项
地址
您可能感兴趣的专利