发明名称 PROCESSING CIRCUIT FOR PICTURE SIGNAL
摘要 PURPOSE:To shorten a processing time and make compact a circuit scale by providing the first and the second memories in case of encoding and decoding a binary picture signal, and alternately changingover a reading condition and a writing condition every one line to write the position information of change points of a reference line and an encoding line in the memories. CONSTITUTION:A memory circuit 7 is constituted of two memories 7A, 7B. In 7A, 7B, a reading condition and a writing condition are alternately changed over every one line. In one memory, the position information of a change point of one line before is recorded. When this memory is read, the other memory is brought into a writing condition and the position information of the change point of the present line is written therein. The position information of the change point of the line before required for encoding is obtained from one memory in a reading condition of the memory circuit 7, and this position information is given to a microprogram control section 6. The position information of the change point of the present line required for encoding is given to the memory circuit 7 and the microprogram control section 6 from an FIFO (first in first out register) 5.
申请公布号 JPS61251275(A) 申请公布日期 1986.11.08
申请号 JP19850091382 申请日期 1985.04.27
申请人 SONY CORP 发明人 DOI TETSUO;FUNABASHI TAKESHI
分类号 H04N1/417;G06T9/00 主分类号 H04N1/417
代理机构 代理人
主权项
地址