发明名称 FUZZY SIGNIFICANT CIRCUIT
摘要 PURPOSE:To attain high operating speed and to attain accurate fuzzy logical operation by forming the circuit with the 1st fuzzy limit difference circuit inputing two currents representing the variable of operation and the 2nd fuzzy limit difference circuit inputting an output current of the 1st circuit and a current representing ''1'' of the fuzzy logic and representing the result of fuzzy significant operation from the output. CONSTITUTION:When a sweep-out input current Iy is given to an input terminal 4 of an input drain (gate) side of a current mirror, a sweep-out current having a value Iy equal to it is obtained at the output drain. An input terminal 3 giving a sweep-out input current Ix and an output terminal 5 via a diode 2 being in opposite direction to the sweep-out direction are connected to the output drain. Since the current of the ix is drawn by the current source connected to the terminal 3, an output current of Iz=Ix-Iy is sucked from the terminal 5 through the diode 2 only with Ix>Iy.
申请公布号 JPS60199225(A) 申请公布日期 1985.10.08
申请号 JP19840057122 申请日期 1984.03.23
申请人 TATEISHI DENKI KK 发明人 UENO FUMIO;YAMAKAWA RETSU;SHIRAI YUUJI
分类号 H03K19/003;H01L27/06;H03K19/00;H03K19/094;H03K19/0944;H03K19/20 主分类号 H03K19/003
代理机构 代理人
主权项
地址