发明名称 LEVEL DETECTION CIRCUIT
摘要 PURPOSE:To prevent not only the erroneous operation is a FM detecting and muting circuit but also the output of noise at the time of the change-over of muting, by making it possible to respectively arbitrarily setting charge time constant and discharge time constant. CONSTITUTION:When a signal is inputted to the input terminal 10 of a peak level detection circuit 9, the input terminal 3 of a comparing circuit 2 is held to constant potential by the time constant set by an integrator circuit 21. At this time, a comparing circuit 23 compares the output signal level of the circuit 9 with a reference bias 26 to perform control so as to bring a discharge circuit 22 to a cut-off state. Next, when the input signal level inputted to the terminal 10 is lowered, the circuit 23 detects the lowering in the input signal level to perform control so as to set the circuit 22 to an active state. As a result, the holding potential of the terminal 3 of the circuit 2 starts discharge on the basis of the time constant set by the circuit 22. Therefore, charge time constant and discharge time constant can be respectively arbitrarily set.
申请公布号 JPS61231468(A) 申请公布日期 1986.10.15
申请号 JP19850072128 申请日期 1985.04.05
申请人 NEC CORP 发明人 SHINOHARA KOJI;TOKUDA KAZUO
分类号 H03K5/08;G01R29/00;G01R31/00;H03K5/01;H04B1/10 主分类号 H03K5/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利