发明名称 SHIFT BUS CIRCUIT
摘要 PURPOSE:To input data to both of a shift circuit constituted by connecting registers in series and a series-parallel shift register consisting of less stages of registers than said circuit in parallel and to take a fault diagnosis easily by providing both circuits. CONSTITUTION:If a fault occurs to one of a data input circuit 13, a data output circuit 14, and shift circuits 31 and 32, data inputted from the data input circuit 13 is not inputted to the shift circuits 31 and 32 correctly and not outputted from the data output circuit 14 correctly either, so it becomes difficult to specifies the fault position. For the purpose, a value set in the series-parallel shift register 1 is inputted to both or either of the shift circuits 31 and 32 selectively, and outputs of the shift circuits 31 and 32 selected through a shift selecting circuit 4 with a selection signal inputted from a terminal 10 are inputted to the series-parallel shift register 1, and outputted to a terminal 9 as serial data, which is confirmed. Consequently, the fault position of the shift circuit 31 or 32 is specified.
申请公布号 JPS61213934(A) 申请公布日期 1986.09.22
申请号 JP19850054787 申请日期 1985.03.19
申请人 NEC CORP 发明人 FUJINAMI KATSUMI
分类号 G01R31/28;G06F11/22 主分类号 G01R31/28
代理机构 代理人
主权项
地址