发明名称 DISTRIBUTED CONSTANT TYPE ELECTROMAGNETIC DELAY LINE
摘要 PURPOSE:To execute easily the conversion to a chip and also to obtain a good characteristic even against a very high speed signal by placing every other conductor line by shifting the center line by an internal T against the center line of the remaining conductor line, among the laminated unit conductor lines and forming an inductance element by this conductor line. CONSTITUTION:In conductor line 1, a pair of bent parts 2a, 2b and the same 3a, 3b being orthogonal in its longitudinal direction are formed alternately at an interval of a length L. These bent parts form a pair at an interval of a length P/2 (P denotes a pitch of an inductance element 8). When the length L parts on which excised parts 4, 5 of the conductor line 1 have been formed are used as unit conductor lines 6, 7, respectively, as for the conductor line 1, the conductor lines 6, 7 are connected as one body through the length P/2 part. Also, the conductor lines 6, 7 are placed in a state that an interval T has been shifted from each other and an inductance element 8 whose surfaces are opposed to each other is formed. According to such a constitution, it is suitable for the conversion to a chip since the conductor lines 6, 7, a dielectric 9 and a ground electrode 10 are laminated and the titled line can be made small in size and the characteristic is improved by setting a relation of the interval T and the pitch P to 0<T/P<1.
申请公布号 JPS61212102(A) 申请公布日期 1986.09.20
申请号 JP19850052670 申请日期 1985.03.15
申请人 ELMEC CORP 发明人 KAMETANI KAZUO
分类号 H01P9/00;H03H7/34;(IPC1-7):H01P9/00 主分类号 H01P9/00
代理机构 代理人
主权项
地址