发明名称 SEMICONDUCTOR MEMORY INTEGRATED CIRCUIT
摘要 PURPOSE:To increase memory capacity of a chip and to realize a multi- functional memory, by overlapping a plural steps of memory circuits each comprising of N-type layers, P-type layers and electrodes on a face of a semiconductor layer. CONSTITUTION:After an oxide film 10 is grown on the surface of an N-type layer 7, it is removed partially with masking. Through the oxide film removed portions, P-type layers 8a, 8b, 8c and N-type layers 9a, 9b are formed. Next, the N-type layer and oxide film 2 over the metal electrode 5a is removed to form an opening 11. On the side wall of the opening 11, an oxide film 12 is grown, being connected with the oxide film 10 to be united. Thereafter, metal electrodes 13a, 13b, 13c and metal electrodes 14a, 14b are formed. In the same way, an oxide film 10 is coated on the entire metal electrodes 13a-13c, 14a, 14b. Next, an N-type layer of single crystalline silicon is formed thereon to constitute a third step circuit, and in the same way n-step circuits are constituted.
申请公布号 JPS61196569(A) 申请公布日期 1986.08.30
申请号 JP19850037076 申请日期 1985.02.26
申请人 VICTOR CO OF JAPAN LTD 发明人 IWAKUMA SHIGENORI
分类号 H01L27/00;H01L21/8244;H01L27/06;H01L27/10;H01L27/11 主分类号 H01L27/00
代理机构 代理人
主权项
地址