发明名称 DIGITAL FILTER
摘要 PURPOSE:To simplify the constitution of hardware when the value of selecting property is high and to attain properly a desired characteristic in a wide frequency range by constituting a means generating a tap counting value of a read-only memory. CONSTITUTION:Digital and clock signals quantized by bits Q are inputted to the input terminal 5 of a digital filter, and the digital signal is provisionally stored by L-number of said signals connecting to a shift register 21. Its parallel output is applied to any one of L-number of multipliers 22-1-22-L, while to any one of remainders the tap counting value from the read-only memories 24-1-24-L is inputted, and the outputs of the multipliers 22-1-22-L is added by an adder 23. The clock signal is synchronized with a sampling speed, processed by an N-multiplier circuit 12 and an address counter 13, and applied to the memories 24-1-24-L as an address signal. Then the circuit constitution is simplified, and the desired characteristic can be properly attained in the side frequency range.
申请公布号 JPS61195016(A) 申请公布日期 1986.08.29
申请号 JP19850036172 申请日期 1985.02.25
申请人 NEC CORP 发明人 ICHIYOSHI OSAMU
分类号 H03H17/06 主分类号 H03H17/06
代理机构 代理人
主权项
地址