| 摘要 |
<p>The data processing system has at least one memory unit (15) operatively connected to a memory bus (11), and further has an input/output (I/O) bus controller (45) for interfacing at least one peripheral device to the data processing system. The data processing system comprises a first bus (45, 50) which provides a first transmission medium between the peripheral device and the memory bus. A second bus (70), provides a second transmission medium between a CPU (60) and the memory bus (11). A logic element (40), interposed between the first and second bus, and the memory bus, interfaces the first and second bus to the memory bus in response to request signals from the first and second bus.</p> |
