发明名称 LOGIC CIRCUIT HAVING TRI-STATE CIRCUIT
摘要 PURPOSE:To improve remarkably the integration degree at IC patterning by using a multi-emitter phase splitter transistor (TR) and a diode connected between the collector and emitter. CONSTITUTION:When an H level is inputted to an input IN, the level of an output terminal (a) of the input circuit goes to logical H and a TR Q11 is turned on. When a terminal TS.IN is logical H, since an input current flows to a pull-down input (c), the pull-down circuit is turned on and the output goes to logical L. In this case, since no input current flows to the pull-up input (b), the pull-up circuit is turned off. when a tri-state input with logical L is fed, a current flows to the TS.IN via the 2nd emitter and the input current of the terminal (c) is lost, the pull-down circuit is turned off. In applying IC pattern, since a diode D11 is provided in the same isolation land as the TR Q11, the degree of circuit integration is improved remarkably.
申请公布号 JPS61191119(A) 申请公布日期 1986.08.25
申请号 JP19850030189 申请日期 1985.02.20
申请人 FUJITSU LTD 发明人 OBA OSAMU;YOSHIDA MAKOTO
分类号 H01L27/082;H01L21/8222;H01L27/06;H03K19/00;H03K19/0175;H03K19/088 主分类号 H01L27/082
代理机构 代理人
主权项
地址
您可能感兴趣的专利