| 摘要 |
PURPOSE:To adjust periodically a recording head and to keep a satisfactory recording condition by providing a time setting latch circuit and a timer counter, which go to be an interruption timer for a recording head adjusting time, at the recording head controller. CONSTITUTION:A time setting latch circuit 16 preserves the time data given through data lines D0-D7 by means of the latch signal of a static controller 2. When a timer counter 17 counts a clock from a terminal ICK, and when the counted clock reaches the value preserved in the circuit 16, the interruption signal is sent through a terminal IRQ to a microprocessor MPU for the control and the counter informs that it reaches the set time. When an MPU receives this, the recording action is stopped and the processing for the recording head adjustment is executed. The data D0-D7 is latched through a bit shifter 1 to recording data latch circuits 8-11. A control register 3 controls a shifter 1, selects the upward downward inversion or non-inversion of the recording data of the circuits 8-11, and selects a simultaneous driving or a time division driving of output control circuits 12-15 through a conduction control circuit 4.
|
