| 摘要 |
<p>Disclosed is a phase locked loop comprising a phase comparator (1) supplied with a reference signal and a comparison signal related to its output signal, a variable-frequency oscillator (3), the output frequency of which is adapted to be varied according to an error signal output from the phase comparator, a frequency dividing circuit (4) for dividing the output frequency from the variable-frequency oscillator by a predetermined dividing ratio, and a phase modulator (5) controlled such that its phase shift amount is increased with time, wherein the dividing ratio of the frequency dividing circuit is adapted to be changed at intervals of a period related to the offset frequency and the phase shift amount of the phase modulator is reset at the same time.</p> |
