| 发明名称 |
Coherent interface with wraparound receive memory. |
| 摘要 |
<p>© An interface for use between an asynchronous bus and a signal processor is disclosed. The interface utilizes a wraparound receive memory to ensure coherency with very little processor overhead.</p> |
| 申请公布号 |
EP0188990(A2) |
申请公布日期 |
1986.07.30 |
| 申请号 |
EP19850630224 |
申请日期 |
1985.12.13 |
| 申请人 |
UNITED TECHNOLOGIES CORPORATION |
发明人 |
TULPULE, BHALCHANDRA RAMCHANDRA;BLAHA, MATTHEW SCOTT |
| 分类号 |
G06F5/10;G06F13/28;(IPC1-7):G06F13/28 |
主分类号 |
G06F5/10 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
