发明名称 |
Television synchronizing signal processing circuit. |
摘要 |
<p>A television synchronizing signal processing circuit includes a reproduction/demodulation circuit (13) for repetitively reading a video signal corresponding to one field from a video signal recording medium and demodulating the video signal and for separating a synchronizing signal from a reproduced/demodulated signal, a first delay circuit (14) for permitting the video signal of the reproduced/de- nadulated signal which is supplied for every other field from the reproduction/demodulation circuit (13) to be delayed by a time corresponding to one half the period H of a horizontal synchronizing signal, a second delay circuit (15) for delaying a vertical synchronizing signal of the synchronizing signal which is supplied from the reproduction/demodulation circuit (13), and a waveform synthesizing circuit for synthesizing output signals from the first and second delay circuits (14, 15) to produce a composite video signal. In the processing circuit, the second delay circuit (15) has a variable time TD which is variable within a range of</p> |
申请公布号 |
EP0189055(A2) |
申请公布日期 |
1986.07.30 |
申请号 |
EP19860100192 |
申请日期 |
1986.01.08 |
申请人 |
TOKYO ELECTRIC CO., LTD.;FUJI PHOTO FILM CO., LTD. |
发明人 |
YAGI, MOTOI;MIYABAYASHI, TADAO;MORIKAWA, YASUO;KOBAYASHI, YASUHITO |
分类号 |
H04N5/04;H04N5/06;H04N5/91;H04N5/93;H04N5/932;(IPC1-7):H04N5/781 |
主分类号 |
H04N5/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|