发明名称 ASYNCHRONOUS SIGNAL PROCESSING SYSTEM FOR INPUT AND OUTPUT CONTROLLER
摘要 PURPOSE:To simplify a program of a CPU and also to attain the production of programs with high responsiveness by applying an interruption to a CPU when the change of a designated control signal is detected by a control signal change detecting circuit. CONSTITUTION:An input/output controller 1 is connected to a CPU2 via a control bus 4 and also to input/output devices 3-1-3-n via input/output interfaces 5-0-5-n. A control signal change selecting circuit 14 holds the control signal change selecting information showing the specific one of control signals on those interfaces 5-0-5-n whose change should be detected. Then a control signal change detecting circuit 12 detects the change of the designated control signal. When a control signal change waiting instruction is produced from the CPU1, the control signal change selecting information decided by the attributes of devices 3-0-3-n or an instruction produced previously is stored in the circuit 14. Then an interruption is applied to the CPU1 when the change of the control signal designated by the circuit 13 is detected.
申请公布号 JPS61166658(A) 申请公布日期 1986.07.28
申请号 JP19850008071 申请日期 1985.01.19
申请人 PANAFACOM LTD 发明人 ITA NOBORU;MITSUGI SHIGERU
分类号 G06F13/12;G06F13/24 主分类号 G06F13/12
代理机构 代理人
主权项
地址