| 摘要 |
PURPOSE:To generate a signal used as a synchronizing signal by adopting the constitution of a push-pull buffer itself retarding a high level output and providing a circuit cancelling clock signals together after passing through a load capacitor. CONSTITUTION:Clock input signals CL1-CL4 have overlapped waveforms on each other sequentially, a transmission buffer section A uses a clock pulse from the pre-stage sequentially to inhibit the overlap for the signals and clocks CP1-CP4 are separated completely. Then clock pulses CP1'-CP4' after through a load capacitor section B are unsharpened, but since the overlapping is inhibited by the clock pulse of the next stage, the clock descends rapidly at the falling of the clock of the next stage. Thus, the sequential output clock pulses CP1'-CP4' are regarded to be separated together from the standpoint of the switching level used in the logical circuit in the integrated circuit. Thus, a signal used as a synchronizing signal is generated even in logical circuit hardware having large load capacity like a large scale integrated circuit.
|
