发明名称 INTER-PROCESSOR COMMUNICATION CONTROL SYSTEM
摘要 PURPOSE:To avoid the conflict of subprocessors without increasing hardware nor complicating a program routine by setting an inter-processor communication mailbox in an area to which the common access is possible with those subprocessors. CONSTITUTION:An arithmetic processor 1 serving as a microprogram control type subprocessor, an input/output controller 2 and a main memory 3 containing an inter-processor communication mailbox 30 are connected to a common system bus 100 of a communication control system. The processor 1 reads out a software instruction out of a memory 3 and executes it. If this instruction is equal to an input/output instruction, as instruction is delivered to the designated controller 2. Then the request pointer address registers 13(23) and processing pointer address registers 14(24) are connected to the microprogram real control parts 11(21) of the processor 1 and the controller 2 respectively. Thus the extraction and reset flags of control information are set to the mail box 30 by registers 13, 23, 14 and 24 respectively.
申请公布号 JPS61121153(A) 申请公布日期 1986.06.09
申请号 JP19840244204 申请日期 1984.11.19
申请人 NEC CORP 发明人 TAKAGI HAJIME
分类号 G06F12/00;G06F9/52;G06F13/38;G06F15/16;G06F15/167;G06F15/177 主分类号 G06F12/00
代理机构 代理人
主权项
地址