发明名称 IMAGE PROCESSING CIRCUIT
摘要 PURPOSE:To realize a multi-image regenerating system at low cost in an optional composition of camera work by establishing the 1st and 3rd frame memory system to memorize the 1st and 2nd digital image information in the scanning period (2n-1) and the 2nd and 4th frame memory system to memorize the 1st and 2nd digital image information in the 2n scanning period. CONSTITUTION:Each image A, B line scanning signal is varied into a digital signal individually by A/D convertor 12. The image information A2 an odd- number signal is memorized in the line memory 5 in each pixel during the period of opening of the 1st scanning up to the end. In synchronization with the image information A2 the image information B2 of the 1st scanning 1' is memorized by line memory 7, likewise. Next, in the 2nd scanning period, the 2nd scanning line signal 2' of the image A and the scanning signal of the image B2' turn into the image information A2, B2 to be memorized every picture element as image information A4, B4 in the line memory 6, 8 through switch circuit 3, 4. On one hand, the digital image information A2 & B2 are read in succession in the 2nd scanning period to be memorized in each line memory 6, 8 and the image information A3, B3s are outputted through the adding machine 9, 11.
申请公布号 JPS61114682(A) 申请公布日期 1986.06.02
申请号 JP19840236135 申请日期 1984.11.09
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 NISHIMURA SHIGERU;KURODA TOSHIHISA
分类号 H04N5/68;H04N5/265;H04N5/45;H04N7/18 主分类号 H04N5/68
代理机构 代理人
主权项
地址