发明名称 SWITCHED CAPACITOR CIRCUIT
摘要 PURPOSE:To reduce the effect due to a parasitic capacitor of a switch by storing an electric charge of opposite polarity to a dummy switch so as to cancel the electric charge stored in a parasitic capacitor of a switch group at read of a signal of the capacitor mutually. CONSTITUTION:A voltage VC(nT) at an output terminal C is expressed in equation I, where V(n-1/2)T is a signal voltage inputted to an input terminal A at a phase phi1, -V(n-1/2)T is a signal voltage inputted to an input terminal B, and C33, C41, C42...C48 are capacitances of capacitors 31, 41, 42...48 respectively. The equation I is expressed in equation II when same type of switches are used for switches 21, 22...24, where voltages VC, V are respectively a function of time (t), a discrete function using the phase phi2(phi1) corresponding to a period T and VC(nT) is a voltage appearing at the output terminal C at a point of time t=nT (where; n is an integral number), thereby decreasing the effect of the parasitic capacitor of the switches.
申请公布号 JPS61109313(A) 申请公布日期 1986.05.27
申请号 JP19840230168 申请日期 1984.11.02
申请人 HITACHI LTD 发明人 YAGI SHIZUO;MATSUMOTO SHUZO
分类号 H03H19/00 主分类号 H03H19/00
代理机构 代理人
主权项
地址