| 摘要 |
A memory programmable controller of the multiprocessor type having both word and bit processors is disclosed. The controller has a data memory in which process images of the process being controlled are stored and a user program memory in which a control program is stored. In order to increase the rate at which commands are executed by the controller, means are employed by which the bit processor fetches commands from the user program memory at the same time that it is executing a prior command. Accordingly, two sequential commands are respectively executed and fetched simultaneously, thereby increasing the speed of the controller. Separate bus systems dedicated to the bit processor which enable the bit processor to access the user program memory and the data memory are employed.
|
