发明名称 BIPOLAR SATURATION TYPE LOGIC CIRCUIT
摘要 PURPOSE:To speed up the switching by connecting a collector of a transistor (TR) driving an output TR and a power terminal in a logic circuit comprising a DTL and a TTL so as to increase the base current at turn-on only. CONSTITUTION:A capacitor C is connected between the collector of a TRQ2 and common and charged nearly toa power supply voltage when the TRQ2 is turned off. When the level of inputs 1, 2 goes to H and the TRQ2 is turned off, the electric charge in the capacitor is discharged via the TRQ2, the discharge current, a current flowing to a resistor R2' and a base current IB2' of the TRQ2 are superimposed together, resulting being a base current IB3' of a TRQ3 thereby speeding up the turn-on of the TRQ3. Since the capacitor discharge current is lost at on-state of steady-state, the TRQ3 is not over-saturated and the turn-off is quickened.
申请公布号 JPS61103315(A) 申请公布日期 1986.05.21
申请号 JP19840225209 申请日期 1984.10.26
申请人 NEC CORP 发明人 UMEKI YOSHITAKA
分类号 H03K17/04;H03K19/013 主分类号 H03K17/04
代理机构 代理人
主权项
地址