发明名称 Decimation filter arrangement
摘要 A decimation filter arrangement for reducing the sampling frequency of a time-discrete input signal from fi to fu, fu not being a rational portion of fi. For the generation of the required filter coefficients this arrangement comprises clock pulse generators producing first clock pulses ki(.) at a rate fi and second clock pulses au(.) at a rate fu. The arrangement also comprises a coefficients generator in which a deviation component dn is calculated which indicates the ratio between the time interval located between a clock pulse au(.) and the immediately preceding clock pulse ki(.), and the time interval 1/fi between two consecutive clock pulses ki(.). In response to this deviation component this coefficients generator produces N vilter coefficients, the mth filter coefficient, m=0, 1, 2, . . . N-1, being equal to an(m)=h[(dn+m)Vo]. Herein the function h(v) represents the impulse response of an FIR-filter, v a continuous variable in the interval - INFINITY <v< INFINITY and Vo a predetermined constant.
申请公布号 US4584659(A) 申请公布日期 1986.04.22
申请号 US19830510810 申请日期 1983.07.05
申请人 U.S. PHILIPS CORPORATION 发明人 STIKVOORT, EDUARD F.
分类号 H03H17/00;H03H17/06;(IPC1-7):G06F7/38 主分类号 H03H17/00
代理机构 代理人
主权项
地址