发明名称 |
MULTI-PATH ECHO ERASURE SYSTEM |
摘要 |
PURPOSE:To attain multi-channel echo erasure by providing a private echo path characteristic parameter storage circuit at each echo path so as to obtain each echo characteristic parameter. CONSTITUTION:The correcting amount is calculated by using a correction amount calculation circuit 32 and a reception power calculation circuit 34 from a reception signal and a residual signal in order to obtain each echo characteristic to an echo signal of each channel. Then each echo characteristic parameter storage circuit 31 uses each correcting amount to obtain a sequential echo characteristic parameter at each channel and store its content. Further, a convolution integration circuit 33 applies convolution integration between an output signal of the storage circuit 31 and the output signal of a reception signal storage circuit 29 to obtain respectively an approximate echo signal. The approximate echo signal is used to erase the echo signal from a speaker 25 to a microphone 20. Thus, echo erasure of multi-channel is attained. |
申请公布号 |
JPS6172420(A) |
申请公布日期 |
1986.04.14 |
申请号 |
JP19840195268 |
申请日期 |
1984.09.18 |
申请人 |
NIPPON TELEGR & TELEPH CORP <NTT> |
发明人 |
FUJII TETSUO;SHIMADA MASAHARU;YASUKAWA HIROSHI |
分类号 |
H04B3/23;H04R3/02;(IPC1-7):H04B3/23 |
主分类号 |
H04B3/23 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|