Asynchronous memory refresh arbitration circuit

摘要

An arbitration circuit for asynchronously arbitrating between refreshing memory and performing a non-refresh memory cycle in a memory system having memory cycle generating circuitry. Arbitration circuitry comprising logic circuitry, a clocked storage device and delay circuits which are coupled to memory cycle generating circuitry for performing an arbitration decision for a memory during an immediately preceding memory cycle. The arbitration circuitry time overlaps an arbitration operation with a memory cycle operation during a first memory cycle, thereby improving data rate for an adjacent second memory cycle.