发明名称 PHASE SPLITTER WITH INTEGRATED LATCHING CIRCUIT
摘要 Disclosed is a phase splitter with integrated latch circuit, where the complementary output signals generated after an input signal applied to a true-complement generator are available directly without any load by the latch circuit, where upon a premature change of the input signal there is no undesired change of the previously set switching state or of the output signals, respectively, and where a simple clocking for functional control can be used. The advantages presented by the disclosed Phase splitter substantially consist in that the speed with which the complementary output signals are supplied is extremely high since the output signals are available directly, i.e. with only one stage delay, the latch circuit being non-conductive in the stationary state, and thus in a latching process does not have to be switched from one stage to the other, but only switched on.
申请公布号 DE3268802(D1) 申请公布日期 1986.03.13
申请号 DE19823268802 申请日期 1982.07.13
申请人 IBM DEUTSCHLAND GMBH;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 KLEIN, WILFRIED, DIPL.-ING.;KLINK, ERICH, DIPL.-ING.;NAJMANN, KNUT, DIPL.-ING.;WERNICKE, FRIEDRICH, DIPL.-ING.
分类号 H03K3/286;H03K3/287;H03K19/20;(IPC1-7):H03K3/287 主分类号 H03K3/286
代理机构 代理人
主权项
地址