发明名称 |
Semiconductor integrated circuit device. |
摘要 |
<p>In an MOS integrated circuit device, the level of the back-bias voltage (-Vbb) which is generated by a built-in back-bias generation circuit (Vbb-G) and is supplied to a semiconductor substrate is changed by undesirable leakage current flowing through the semiconductor substrate. The leakage current is not constant but becomes relatively small when a main circuit formed on the semiconductor substrate such as a dynamic RAM is not operative, and relatively great when such a circuit is operative. To reduce the change of the back-bias voltage resulting from the change of the leakage current, the back-bias voltage generation circuit (Vbb-G) has an output capacity of a plurality of levels. The output capacity is increased in response to an operation control signal of the main circuit. The level change of the back-bias voltage generation circuit (Vbb-G) can further be reduced by providing a level detection circuit (VLD) for detecting the level change and a feedback circuit for controlling the back-bias voltage generation circuit in accordance with the output of the level detection circuit (VLD) </p> |
申请公布号 |
EP0173980(A2) |
申请公布日期 |
1986.03.12 |
申请号 |
EP19850110960 |
申请日期 |
1985.08.30 |
申请人 |
HITACHI, LTD. |
发明人 |
SATO, KATSUYUKI;YANAGISAWA, KAZUMASA |
分类号 |
G11C11/407;G11C5/14;G11C11/4074 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|