发明名称 Noise reduction circuit for a video signal
摘要 A noise reduction circuit for a video signal, comprises a delay circuit for delaying an input video signal by a predetermined delay time which is m times one horizontal scanning period, where m is an integer including one, a first adding circuit for adding the input video signal and the delayed video signal, a subtracting circuit for performing a subtraction between the input video signal and the delayed video signal, a noise clipping circuit for eliminating a noise component which is multiplexed at a zero level of an output signal of the subtracting circuit, and for producing a signal having a waveform corresponsing to a correlation error which is introduced in an output signal of the first adding circuit due to the addition performed in the first adding circuit, and a second adding circuit for adding the output signals of the first adding circuit and the noise clipping circuit so as to produce a video signal in which the correlation error has been compensated and the noise has been reduced.
申请公布号 US4575760(A) 申请公布日期 1986.03.11
申请号 US19840596551 申请日期 1984.04.04
申请人 VICTOR COMPANY OF JAPAN LTD. 发明人 NAKAGAKI, SHINTARO;NEGISHI, ICHIRO
分类号 H04N5/21;(IPC1-7):H04N5/213 主分类号 H04N5/21
代理机构 代理人
主权项
地址