摘要 |
An interface scheme is described which allows relatively convenient interconnection of, and re-configuration of, circuits for performing operations to digital signals from a bus. In one exemplary embodiment, a parallel bus, eight bits wide, having 320 channels per frame is provided. For each circuit to be connected to the parallel bus a connection memory and an input/output buffer is provided to control the accessing of the parallel bus by each circuit.
|