发明名称 CLOCK PULSE DISTRIBUTING CIRCUIT
摘要 <p>PURPOSE:To make adjustment of clock skew accurately in short time by connecting output and input of clock distributing circuits and measuring osicllation frequency of the loop. CONSTITUTION:A loop is formed by connecting one of output terminals 15 to an input terminal 10, and making the loop generate oscillation based on delay of each circuit by inputting starting pulse to a oscillation starting terminal 11. Difference of timing between output terminals 15 is found by measuring the frequency, and timing between output terminals 15 is adjusted at high accuracy by fine adjusting units 14. Accordingly, pulse inputted to the input terminals 10 can be distributed to output terminals 15 at high accuracy. Further, timing adjustment with other distributing system and adjustment of output pulse width of output terminals 15 can be made by adjustment in a coarse adjusting circuit 12 and a pulse width adjusting circuit 13.</p>
申请公布号 JPS6139619(A) 申请公布日期 1986.02.25
申请号 JP19840160100 申请日期 1984.07.30
申请人 NEC CORP 发明人 NAKAHARA TAKASHI
分类号 H03K5/15;G06F1/10 主分类号 H03K5/15
代理机构 代理人
主权项
地址