发明名称 MEMORY DEVICE
摘要 PURPOSE:To specify the error of one of plural sheets of array packages of memory elements to be stored by connecting a logic coincidence detecting means to an address line which drives directly the memory elements and detecting the detect of the address line. CONSTITUTION:The write data 50 and the 1-bit error correction/2-bit error detection code data 51 are supplied to four sheets of memory element arrray packages 11-41 in the form of signals W0-Wb and stored to semiconductor memory elements M00-Mad. When either one of control signals C0-Ca gives a read indication, the elements M00-Mab are activated. Then read data R0-Rb are delivered, and the read output data 52 is supplied to a data error detection means 2 and a 1-bit error correction means 31. If an error arises at one of outputs A00-Aed of address drive elements 100-1ed of either one of the packages 11-41, one of logic coincidence detecting means 4-6 detects the discordance. Thus an error signal 55 is delivered via an OR gate 7. Thus a package error can be specified.
申请公布号 JPS6136856(A) 申请公布日期 1986.02.21
申请号 JP19840160070 申请日期 1984.07.30
申请人 NEC CORP 发明人 TAKANASHI SHUICHI
分类号 G06F12/16;G11C7/00;G11C8/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址