Timing apparatus for non-volatile MOS RAM

摘要

A non-volatile memory and in particular the timing apparatus for generating sequence of signals needed for storing and recalling data is described. The memory cell employs an E2 cell which is coupled to a bistable (static) RAM cell. "State machine" logic is employed to obtain the proper sequence of signals needed for storing and recalling.